We introduce a new motif for constructing robust digital logic circuits using input/output chemical reaction networks. These chemical circuits robustly handle perturbations in input signals, initial concentrations, rate constants, and measurements. In particular, we show that all combinatorial circuits and several sequential circuits enjoy this robustness. Our results compliment existing literature in the following three ways: (1) our logic gates read their inputs catalytically which make "fanout" gates unnecessary; (2) formal requirements and rigorous proofs of satisfaction are provided for each circuit; and (3) robustness of every circuit is closed under modular composition.
Introduction
The development of affordable, fast, and reliable electronic logic circuits has broadly impacted society by accelerating many scientific and technological advancements. Similarly, biochemical logic circuits have potential to broadly impact methods in drug therapy, bio-diagnostics, and synthetic biology. Research into biochemical circuits dates back at least to [17] , and since then many theoretical motifs for implementing logic circuits have been proposed [26, 16, 19, 14, 9, 4, 2, 27, 13] .
Chemical reaction networks (CRNs) are currently the mathematical model of choice for biochemical computing and have been studied for over 50 years [1] . This is primarily due to recent results showing they are computationally powerful [7, 28, 11] and can be implemented using DNA molecules [29, 5, 6, 30, 3] using toehold-mediated strand displacement [31, 33, 32, 25] . Furthermore, high-quality DNA is relatively cheap to synthesize [18] , all of which makes the chemical reaction network a promising development tool for biochemical applications.
The aim of this paper is to help further the reliability of biochemical circuits. In existing literature, the reliability of proposed circuit designs has been examined in one of two ways: simulation and experimentation. References [26, 19, 14, 4] use simulation to analyze their circuits in various contexts, and references [2, 27, 13] include in vitro experiments to verify their designs. Although simulations and experiments demonstrate correctness under certain environmental assumptions and initial conditions, they cannot guarantee the absence of failure. Formally stating circuit requirements and rigorously proving their satisfaction in all circumstances satisfying certain conditions gives additional confidence in the design as well as insight into when failure is likely to occur.
We introduce a new biochemical circuit motif in the input/output chemical reaction network (I/O CRN) model originally introduced by Klinge, Lathrop, and Lutz [23] . An I/O CRN is an abstraction of the traditional CRN model [12, 15] making it possible for input signals to be provided externally over time. These inputs can only be used catalytically which makes them read-only. Moreover, I/O CRNs offer a natural notion of robustness with respect to perturbations of the input signal, initial condition, rate constants, and measurement devices. We use this notion to prove that our circuit designs operate correctly even in adversarial environments.
Our circuit design uses dual-rail encoding of bits in which two species with opposite operational meaning are used to encode each value. Each bit is designed so that the sum of these two species is constant, ensuring that if one has high concentration, the other is low. Dual-rail representation is common in biochemical systems since both 0s and 1s are encoded by the presence of molecules rather than their absence. (Detecting the absence of a species is challenging since reactions are active only if their reactants are present. See [8, 10] for more details on the complexity of absence detection and for a proposed method for overcoming it.) To ensure that only one of the dual-species is high at a time, we also include signal restoration reactions for each encoded value. These reactions are essential to proving that robustness is preserved under composition and causes the dual-species with majority concentration to consume the minority species. For a thorough analysis of the behavior of these reactions, see [21] .
The key contributions of this work are: (1) we provide natural and rigorous requirements for what it means for I/O CRNs to simulate circuits; (2) we give an I/O CRN construction of a NAND gate and formally prove it satisfies its requirement even in the presence of perturbations to its input, initial state, rate constants, and measurements; (3) we prove that circuits can be modularly composed to robustly implement any combinatorial circuit; and (4) we prove that two commonly used sequential circuits for storing memory can be robustly implemented, namely the SR latch and the D latch. Section 2 reviews the I/O CRN model and the notion of robustly satisfying requirements; Section 3 provides an I/O CRN construction of a NAND gate with a formal proof that it is robust; Section 4 contains our main theorem that all combinatorial circuits can be robustly implemented by I/O CRNs; Section 5 provides our I/O CRN constructions for the sequential memory components along with proofs that they are robust; and Section 6 closes with a discussion of the strengths and weaknesses of this method of implementing circuits.
Preliminaries
In this section, we review the definition of the input/output chemical reaction network (I/O CRN) and our notion of an I/O CRN robustly satisfying a requirement. These were introduced by Klinge, Lathrop, and Lutz in 2016 and will soon appear in a detailed extension of [22] . For an in-depth overview, see [20] .
Input/Output Chemical Reaction Networks
We fix a countably infinite set S = {X 0 , X 1 , X 2 . . .} of species. Intuitively, a species is an abstract type of molecule, and we denote them with capital Roman letters such as X, Y , and Z. A reaction over a finite set S ⊆ S of species is a triple ρ = (r, p, k) ∈ N |S| × N |S| × (0, ∞) such that r = p. The elements of a reaction ρ = (r, p, k) are called the reactant vector, product vector and rate constant, respectively, and the net effect of the reaction is the vector ∆ρ = p − r. Given a reaction ρ = (r, p, k), we use r(ρ) = r, p(ρ) = p, and k(ρ) = k for the individual components of ρ.
We occasionally use the intuitive notation of chemistry to improve the readability of reactions. For example, A + B k − −− → 2B + C defines the reaction ρ = (r, p, k) over the set S = {A, B, C} where r = (1, 1, 0) and p = (0, 2, 1). The net effect of the reaction is ∆ρ = (−1, 1, 1), meaning it consumes one A and produces one B and one C. For convenience, we treat the vectors r, p, and ∆ρ as functions from the set S into the natural numbers. Thus, r(A) = 1, r(B) = 1, and r(C) = 0 for the reaction ρ above. We call a species Y ∈ S a reactant of ρ = (r, p, k) if r(Y ) > 0, a product of ρ if p(Y ) > 0, and a catalyst of ρ if r(Y ) > 0 and ∆ρ(Y ) = 0. Note that a catalyst is simply a species that participates in a reaction but is unaffected by it.
An input/output chemical reaction network (I/O CRN ) is a tuple N = (U, R, S) where U, S, ⊆ S are finite sets of species that satisfy U ∩ S = ∅ and R is a finite set of reactions over U ∪ S such that ∆ρ(X) = 0 for each ρ ∈ R and X ∈ U. We call the elements of S state species and the elements of U input species. Note that an I/O CRN N can only use its input species catalytically. This ensures that input species are read-only and cannot be modified by the operation of the I/O CRN. Under deterministic mass action semantics (also called mass action kinetics), a state of an I/O CRN N = (U, R, S) is a vector x ∈ [0, ∞) |S| that assigns to each Y ∈ S a real-valued concentration x(Y ). Similarly, an input state is a vector u ∈ [0, ∞) |U | , and a global state is a vector (x, u) ∈ [0, ∞) |S∪U | .
For a finite set W ⊆ S, we define the W-signal space to be the set 
The inclusion of the measurement function h in the definition of a context is to specify which species of the I/O CRN are being observed as well as encapsulate any errors introduced by the measurement equipment. We also make use of the zero-error measurement function h 0 defined by
for each global state (x, u) ∈ [0, ∞) |S∪U | and for each state species Y ∈ S. Note that h 0 is a projection function and corresponds to a perfect measurement device. Given a global state (x, u) ∈ [0, ∞) |S∪U | and a reaction ρ ∈ R, the rate of ρ in (x, u) is the real-value
Thus, the rate of a reaction is proportional to each of its reactants. For example, if ρ = (r, p, k) is the reaction defined by A + 2B k − −− → A + 3C where U = {A} and S = {B, C}, then its rate in state (
For each species Y ∈ S, the deterministic mass action function for Y is
Intuitively, the function F Y specifies the total rate of change imposed on Y in the global state (x, u). In the context c = (u, V, h), the concentrations of all species in S of an I/O CRN evolve according to the system of ordinary differential equations (ODEs) defined by
(Our occasional use of x and u as single states as well as concentration signals is intentional to reduce obfuscation.) According to the standard theory of ODEs, if the input u is real analytic, then the system (4) along with an initial state x 0 ∈ [0, ∞) |S| has a unique solution x(t) satisfying x(0) = x 0 . For this reason, we assume that all input signals are real analytic 1 . See [24] for a thorough introduction to real analytic functions.
Finally, we define the output signal of an I/O CRN N = (U, R, S) with initial
for all t ∈ [0, ∞) where x(t) is the unique solution to (4) with initial state x 0 . We conclude by noting that I/O CRNs offer a natural means of modular design and composition. Given two I/O CRNs N 1 = (U 1 , R 1 , S 1 ) and N 2 = (U 2 , R 2 , S 2 ), we define the join of N 1 and N 2 to be the I/O CRN N 1 N 2 = (U, R, S) where
, and S = S 1 ∪ S 2 . If N 1 and N 2 have disjoint sets of state species, we say that N 1 N 2 is modular. Our combinatorial circuit architecture as well as our SR latch and D latch designs crucially depend on this natural modularity.
Time-Dependent I/O CRNs
In order to define robustness with respect to rate constants, we define a variation of the I/O CRN model that replaces the rate constants of reactions with nonnegative functions of time. For the purposes of this definition, we define a timedependent reaction over the set S to be tuple ρ = (r, p,k) where r, p ∈ N |S∪U | and k : [0, ∞) → (0, ∞) is a real analytic function. A time-dependent input/output chemical reaction network (I/O tdCRN ) is a tuple N = (U, R, S) where U, S ⊆ S are finite sets of species such that S ∩ U = ∅ and R is a finite set of time-dependent reactions that only use species in U as catalysts. The deterministic mass action semantics of an I/O tdCRN are the same as that of an I/O CRN except that the rate function of (2) changes to
for all time t ∈ [0, ∞) in order to incorporate the time-dependent reactions. Equations (3)- (5) also change using this new rate equation and become
respectively. For an I/O CRN N = (U, R, S) and constant δ > 0, we say that an I/O tdCRN N = (U, R, S) is δ-close to N if eachρ ∈ R is the time-dependent equivalent of ρ ∈ R and satisfies |k(ρ) −k(ρ)(t)| ≤ δ for all t ∈ [0, ∞). 
Robustness
In order to capture the notion of approximately satisfying a requirement, we use the supremum norm
and > 0, we define the closed ball of radius around w to be the set B (w) = { w | w − w ≤ }. If w ∈ B (w), we say that w is -close to w.
An I/O CRN N = (U, R, S) -satisfies a requirement Φ = (α, φ), and we write N |= Φ, if there exists an initial state
Given a context c = (u, V, h) and real numbers δ 1 , δ 2 > 0, we say thatĉ = (û, V,ĥ) is (δ 1 , δ 2 )-close to c if u −û ≤ δ 1 and h −ĥ ≤ δ 2 . Given states x,x ∈ [0, ∞) |S| and δ > 0, we say thatx is δ-close to x if |x −x| ≤ δ.
Finally we state what it means for an I/O CRN to robustly satisfy a requirement. Given N = (U, R, S), Φ = (α, φ), > 0, and δ = (δ 1 , δ 2 , δ 3 , δ 4 ) such that δ 1 , δ 2 , δ 3 , δ 4 > 0, we say that N δ-robustly -satisfies Φ, and we write N |= δ Φ, if there exists an initial state x 0 ∈ [0, ∞) |S| such that for all contexts c = (u, V, h) satisfying α(c), for each contextĉ = (û, V,ĥ) (δ 1 , δ 2 )-close to c, for each statê x 0 ∈ [0, ∞) |S| δ 3 -close to x 0 , and for each I/O tdCRN N δ 4 -close to N , there exists a concentration signal v ∈ C[V] that is -close to the output signal Nx 0 ,ĉ that satisfies φ(u, v).
We conclude this section with a note on modularly joining I/O CRNs. If N 1 and N 2 are two I/O CRNs satisfying
Φ 2 , respectively, and N = N 1 N 2 is a modular join of N 1 and N 2 , then the individual subcomponents of N still satisfy the requirements Φ 1 and Φ 2 . However, if N 1 and N 2 share state species, it is possible for them to interfere with each other, and they may no longer satisfy Φ 1 and Φ 2 after the join. We utilize this modular composition extensively throughout the paper.
A Robust NAND Gate
In this section, we prove that a two-input NAND gate can be robustly implemented by an I/O CRN. First, we formally specify the requirement, then we give our I/O CRN implementation, and finally we prove the construction robustly satisfies the requirement.
Since the inputs and output of the NAND gate are implicit parameters to the requirement, we start by specifying them. Given X 1 , X 2 ∈ S, we define the set of input species to be U = {X 1 , X 2 , X 1 , X 2 } ⊆ S. The species X 1 and X 2 represent the two inputs of the NAND gate, and X 1 and X 2 are their duals. A dual of a species represents its Boolean complement; thus, if the concentration of X 1 is b ∈ {0, 1}, the concentration of X 1 is 1 − b. We also use this dual-rail convention for the output, and let V = {Y, Y } ⊆ S be the set of output species given Y ∈ S.
Given a positive real number τ , called the propagation delay, we define the NAND gate requirement Φ NAND (τ ) = (α, φ) where α is defined by
where h 0 from equation (1) is the zero-error measurement function. Requiring that h = h 0 simply requires it to faithfully measure the output species concentrations. Errors will eventually be introduced into h when we show that Φ NAND (τ ) is robustly satisfied. Before we specify the I/O requirement of Φ NAND (τ ), we first define some useful notation. Let I(τ ) be the set of all closed intervals at least length τ , defined by
Since the I/O requirement φ is a predicate that takes parameters u ∈ C[U] and v ∈ C[V], we use u and v as implicit parameters in the following definitions. Given an interval I ∈ I(τ ), a species W ∈ U ∪ V, and a bit a ∈ {0, 1}, we define
Note that W = a I simply says that the species W and its dual encode the values a and 1 − a for all t ∈ I. To help with our definition of φ, we also define the predicates
for all I ∈ I(τ ). The predicate φ 11 (I) says that X 1 and X 2 both encode the value 1 in I and φ 0 (I) says that at least one of X 1 and X 2 must encode 0 in I. Similarly, for a ∈ {0, 1} we define the Boolean predicate
for all I = [t 1 , t 2 ] ∈ I(τ ), which says that Y encodes a for all but the first τ time of the interval I. We now have sufficient terminology to define the I/O requirement φ to be
for all u ∈ C[U] and v ∈ C[V]. Intuitively, φ says that if X 1 and X 2 are both 1, then Y must converge to 0 in at most τ time and must remain there as long as both inputs stay 1. Similarly, if either input is 0, then the output must converge to 1 in at most τ time and remain there while the 0 persists. This is visualized in Figure 1 . We now specify our I/O CRN that robustly simulates a NAND gate.
Construction 1. Given three species X 1 , X 2 , Y ∈ S, a vector of strictly positive real numbers δ = (δ 1 , δ 2 , δ 3 , δ 4 ), and τ > 0,
consists of the reactions
and where k = 100δ 4 + 13 τ . In the above construction, reaction (15) biases the output toward Y when the inputs X 1 and X 2 are both present, reactions (16)- (17) bias the output toward Y in the presence of X 1 or X 2 (i.e. in the absence of X 1 or X 2 ), and reactions (18)- (19) give extra bias to the output species with majority concentration. The latter two reactions are essential for the I/O CRN to produce an output signal that is as clean as its input and was studied extensively in [21] . The construction also preserves the total concentration of Y and Y so that their sum is always constant.
We now state the main theorem of this section.
The remainder of this section is devoted to proving this theorem. Since the proof requires examining an arbitrary perturbation of a variety of parameters, we begin the proof by fixing these perturbations.
Assume the hypothesis with N = (U, R, S) = NAND δ,τ (X 1 , X 2 , Y ). We fix initial state x 0 ∈ [0, ∞) S defined by x 0 (Y ) = 1 and x 0 (Y ) = 0. (Note that any choice satisfying x 0 (Y ) + x 0 (Y ) = 1 suffices for our argument.) Let c = (u, V, h) be a context that satisfies the context assumption α(c). Letĉ = (û, V,ĥ) be (δ 1 , δ 2 )-close to c, letx 0 be δ 3 -close to x 0 , and let N be δ 4 -close to N . It now suffices to show that the output function Nĉ ,x 0 is δ 1 -close to a signal v ∈ C[V] satisfying φ(u, v) of Φ NAND . Letx ∈ C[S] as the unique solution generated by N in contextĉ on the initial statex 0 . For convenience, we write y(t) and y(t) to denotex(t)(Y ) and x(t)(Y ), respectively. (6)- (8), we observe that the ODEs for y(t) and y(t) are
wherek 1 ,k 2 ,k 3 ,k 4 , andk 5 are all time-varying δ 4 -perturbations of the rate constant k and x 1 (t), x 2 (t), x 1 (t), and x 2 (t) are the four components of the δ 1 -perturbed input signalû(t). Equation (21) 
The I/O requirement φ(u, v) is the conjunction of two statements, and we prove each statement holds individually in Lemmas 5 and 6. Before proving these lemmas, we show that the solutionx(t) is bounded by the solution of much simpler systems of ODEs, and the analyses of these simpler ODEs are given in Lemmas 3 and 4. For convenience, we define the constant d = 
where a =
Proof. The single variable ODE (22) can be solved by separation of variables and integrating which yields
Using the facts that δ 1 < 
where a = 3k(1 − d), b = 3k(1 + d), and c = 2kδ
The ODE (23) has been studied extensively and is sometimes referred to as a signal restoration algorithm. According to two theorems proved in [21] , if the inequalities
hold where , it is easy to verify that both of the above inequalities hold.
Corollary 4.5 of [21] shows that under these conditions x(t) will converge to the quantity p − γ and remain above it indefinitely in at most time
log u,
. Using the bounds of d, δ 1 , and δ 3 and the fact that
Lemma 5. If I ∈ I(τ ) such that φ 11 (I) holds, then ψ 0 (I) holds.
Proof. Assume the hypothesis for I = [t 1 , t 2 ] ∈ I(τ ). To show that ψ 0 (I) holds, we need to show that 1 − δ 2 < y(t) < 1 + δ 2 and y(t) < δ 2 holds for all t ∈ [t 1 + τ, t 2 ]. Since y(t) + y(t) = p, it suffices to show that y(t) > p − γ where γ = δ 1 − δ 2 − δ 3 for all t ∈ [t 1 + τ, t 2 ]. We will show this by bounding the ODE of Y from equation (21) .
Since the perturbed rate constants are within δ 4 of k, we know that
Thus if we let
k , we can rewrite this equation as
It is also not difficult to show that the expression 3(1−d)y 2 y−3(1+d)yy 2 is minimized by letting y =
By substituting this into the expression, we obtain
After substituting this into (26) we obtain the bound
Since φ 11 (I) holds, we know that within the interval I that x 1 , x 2 , x 1 , and x 2 are encoding 1, 1, 0, and 0, respectively. However, these are only δ 1 -approximating these because of the input perturbation. Thus, for all t ∈ I we have
where a = To bound the behavior of Y after time t 1 + τ 2 , we take another look at (26) and see that
where a = 3k(1 − d), b = 3k(1 + d), and c = 2kδ 1 (1 + d) . By Lemma 4, we see that y(t) > p − γ for all t ∈ [t 1 + τ, t 2 ] which also means that y(t) < γ during that interval since y(t) + y(t) = p. Proof. During an interval I = [t 1 , t 2 ] satisfying φ 0 (I), it is easy to show by a similar argument to Lemma 5 that the inequalities
hold for all t ∈ I. Thus by Lemmas 3 and 4, we see that y(t) > p − γ and y(t) < γ for all t ∈ [t 1 + τ, t 2 ], and thus φ 1 (I) holds.
Robust Combinatorial Circuits
In this section, we state and prove our main theorem, namely, that every combinatorial circuit can be implemented with an I/O CRN. For each combinatorial circuit, we define its requirement, give an I/O CRN construction for it, and prove the construction robustly satisfies its corresponding requirement. Given positive integers n, m > 0, we define an n-input m-output combinatorial circuit C n,m to be a directed acyclic graph where each node is a two-input one-output NAND gate. The circuit C n,m has n incoming edges called inputs and m outgoing edges called outputs. The depth of a circuit C n,m is the longest path from an input to an output. Each circuit C n,m can be regarded as a function C n,m : {0, 1} n → {0, 1} m defined in the obvious way by computing the values of the outputs by propagating the input values through each of the NAND gates of the circuit. Since NAND gates are universal for combinatorial circuits, this definition includes all possible functions for this class. Furthermore, our dual-rail scheme gives access to the negation of each signal without any additional gates. This substantially reduces the size of many circuits.
For a circuit C n,m , we define the set of input species to be Figure 2 : XOR circuit with sinusoidal noise and define the requirement Φ(C n,m , τ ) = (φ, α) where α is defined by
To state the I/O requirement φ, we need a bit more terminology. For a string w ∈ {0, 1} n and input u ∈ C[U], we use the notation u(t) = w to denote that u(t)(X i ) = w[i] and u(t)(X i ) = 1 − w[i] for each 0 ≤ i < n. We also define the predicates
for all I = [t 1 , t 2 ] ∈ I(τ ). The I/O requirement φ can then be defined by
Thus, Φ(C n,m , τ ) simply requires that an I/O CRN generates the output C n,m (w) within τ time whenever the inputs encode w ∈ {0, 1} n . We now give the I/O CRN construction for an arbitrary combinatorial circuit. from Construction 1 according to the circuit C n,m .
As an example, consider a two-input one-output exclusive or (XOR) circuit. Since negations are free in our motif, the XOR circuit can be constructed using three NAND gates, depicted in Figure 2 . According to Construction 7, the I/O CRN defined by this circuit is
where
(X 1 , X 2 , Z 2 ), and
For convenience, we assume that the dual of X is X so that negations are handled intuitively. The unlabeled intermediate wires correspond to the state species Z 1 and Z 2 of N and are neither inputs nor outputs of the XOR circuit. The I/O CRN N is modular since N 1 , N 2 , and N 3 do not share any state species. In fact, every I/O CRN produced by Construction 7 is a modular join of NAND gates since combinatorial circuits are acyclic.
We now state the main theorem of the paper.
Theorem 8. If C n,m is a combinatorial circuit, the constants δ = (δ 1 , δ 2 , δ 3 , δ 4 ) ∈ (0, ∞) 4 and τ > 0 satisfy δ 2 + δ 3 < δ 1 < 1 25 , δ 2 + δ 3 < 1 100 , and N = N (C n,m , δ, τ ) is constructed according to Construction 7, then N |= δ
Proof. This theorem immediately follows from the fact that N consists of a modular family of NAND gates and by Theorem 2 each individual NAND gate is robust. Thus, each NAND gate produces an output signal that is δ 1 -close to its appropriate binary value within τ d time. Since d is the depth of the circuit, the total propagation delay for the circuit is at most τ .
To demonstrate the robustness of these circuits, Figure 2 also visualizes the output of the XOR circuit on a noisy input signal. The simulation shows inputs that transition from low to high at different times, different levels, and different noise amplitudes.
Robust Memory Components
Memory is essential to compute most algorithms, so limiting ourselves only to combinatorial circuits is too restricting. The basic memory components of modern circuits are latches and flip flops, but these circuits are sequential and depend on cyclic feedback to store data. As a result, the techniques from the previous section do not apply, since joining our NAND gates together in a cyclic environment may cause them to send and receive signals that are not binary. This can cause failure since the behavior of our NAND gate is undefined on non-binary inputs.
In this section, we show that I/O CRNs are capable of robustly simulating two common memory components. In Section 5.1, we show that an SR latch can be robustly simulated by two NAND gates, and in Section 5.2, we introduce a new I/O CRN design that robustly simulates a D latch. A D latch is traditionally implemented using two SR latches; however, our I/O CRN construction uses fewer reactions than a single NAND gate.
SR Latch
The set-reset latch (SR latch) is a simple and commonly used memory element in digital circuits. Composed of two NAND gates, the latch operates with two inputs, usually named S and R, and has three stable states. First, if S is 0 and R is 1, then the output Q will be 1, i.e., Q is set. Similarly, if R is 0 and S is 1, then the output Q is 0, i.e., Q is reset. If both S and R are 1, the output Q maintains its previous value, i.e., Q is held. A schematic diagram of the SR latch is shown in Figure 3 .
To show that this SR latch is robust, we begin by specifying its requirement. We first define the set of input species, set of output species, and some useful predicates. Given S, R ∈ S, we define the set of input species to be U = {S, S, R, R} ⊆ S, and given Q 1 , Q 2 ∈ S, we let the set of output species be V = {Q 1 , Q 1 , Q 2 , Q 2 } ⊆ S. Given τ > 0, we also define the predicates
for all intervals I = [t 1 , t 2 ] ∈ I(τ ). Note that φ set and φ reset only require that S = 0 and R = 0 for the first τ time of I, but they require R = 1 and S = 1 for the entire interval I, respectively. This allows inputs to transition between the set/reset state to the hold state while satisfying φ set /φ reset . Given a τ > 0, we then define the SR latch requirement to be Φ SR (τ ) = (α, φ) where the context assumption α is defined by
and the I/O requirement φ is defined by
Intuitively, the requirement Φ SR requires that whenever S = 0 and R = 1 for at least τ time, then Q = 1 within that time and remains there until R = 1. It also requires that if S = 1 and R = 0 for at least τ time, then Q = 0 until S is no longer 1. A visualization of the input/output relationship is included in the timing diagram of Figure 4 . We now state the construction of the SR latch.
Construction 9. Given four species S, R, Q 1 , Q 2 , a vector of strictly positive real numbers δ = (δ 1 , δ 2 , δ 3 , δ 4 ), and τ > 0, define the CRN
We now prove that our construction robustly satisfies Φ SR . Our proof shows that the requirements of the two subcomponents suffice to prove the high-level requirement of the SR latch. 
Proof. Assume the hypothesis, and let N = SR δ,τ (S, R, Q 1 , Q 2 ). We now let
(R, Q 1 , Q 2 ) be the I/O CRNs used to construct N from Construction 9. By Theorem 2, we know that
hold. We complete the proof by showing that these imply that N |= δ δ 1 Φ SR (τ ). Note that Φ SR can be easily split up into two parts. We first show that φ set (I) → ψ 1 (I) holds, and then show that φ reset (I) → ψ 0 (I) holds.
Let I = [t 1 , t 2 ] ∈ I(τ ) be an interval such that φ set (I) holds. Since S = 0 holds for all t ∈ [t 1 , t 1 + τ ], (34) tells us that Q 1 = 1 for all t ∈ [t 1 + τ 2 , t 1 + τ ]. Since R = 1 and Q 1 = 1 for all t ∈ [t 1 + τ 2 , t 1 + τ ], (35) tells us that Q 2 = 0 starting at time t 1 + τ . As a result, the output of Q 1 = 1 and Q 2 = 0 is stable since the output of N 1 will be held constant at 1 while one of its inputs is 0 and N 2 will continue to output 0 while both its inputs are 1 which will be true until time t 2 . Thus φ 1 (I) holds for all t ∈ [t 1 + τ, t 2 ].
It remains to be shown that for all I ∈ I(τ ), φ reset (I) → ψ 0 (I) holds. Let I = [t 1 , t 2 ] ∈ I(τ ) be an interval such that φ reset (I) holds. Since R = 0 holds for all t ∈ [t 1 , t 1 + τ ], (35) tells us that Q 2 = 1 for all t ∈ [t 1 + τ 2 , t 1 + τ ]. Since S = 1 and Q 2 = 1 for all t ∈ [t 1 + τ 2 , t 1 + τ ], (34) tells us that Q 1 = 0 starting at time t 1 + τ . As a result, the output of Q 1 = 0 and Q 2 = 1 is stable since the output of N 2 will be held constant at 1 while one of its inputs is 0 and N 1 will continue to output 0 while both its inputs are 1 which will be true until time t 2 . Thus φ 0 (I) holds for all t ∈ [t 1 + τ, t 2 ]
Simulations show that the SR latch works even better than the theorem predicts. Figure 3 shows its output with minor random noise and Figure 5 demonstrates how it handles significant random and sinusoidal noise. 
D Latch
Another commonly used memory element is the D latch. Instead of using the traditional D latch design using four NAND gates, we provide a simpler construction using only four reactions. The design is modeled closely after our NAND gate and uses the signal restoration algorithm of [21] to maintain the signals. Before we give the construction, we first formally specify the requirement for a D latch.
Given species D, E, Q ∈ S and τ > 0, define the set of input species be U = {D, D, E, E} ⊆ S, let V = {Q, Q} ⊆ S be the set of output species, and for a ∈ {0, 1} let φ a and ψ a be the predicates
(36)
for all I = [t 1 , t 2 ] ∈ I(τ ). Then let Φ DL (τ ) = (α, φ) be the requirement where the context assumption α is defined by
Intuitively, the requirement Φ DL says that whenever a set event occurs, i.e., when D = a and E = 1 for at least time τ , then within τ time Q converges to a and remains there as long as either D = a or E = 0. This is visualized in the timing diagram of Figure 6 . We now give the I/O CRN construction that satisfies the above requirement. 
where k = 100δ 4 + 13 τ .
Below is the final theorem of this paper showing that the above construction robustly satisfies its requirement.
Proof. Assume the hypothesis and let N = (U, R, S) = DL δ,τ (D, E, Q). We fix initial state x 0 ∈ [0, ∞) S defined by x 0 (Q) = 1 and x 0 (Q) = 0. Let c = (u, V, h) be a context that satisfies the context assumption α(c). Letĉ = (û, V,ĥ) be (δ 1 , δ 2 )-close to c, letx 0 be δ 3 -close to x 0 , and let N be δ 4 -close to N . We fixx ∈ C[S] as the unique solution generated by N in contextĉ on the initial statex 0 , and for convenience, we write q(t) and q(t) to denotex(t)(Q) andx(t)(Q), respectively. Now let p =x 0 (Q) +x 0 (Q). Since dq dt = − dq dt , we know that q(t) + q(t) = p for all t ∈ [0, ∞).
Let I = [t 1 , t 2 ] be an interval that satisfies φ 1 (I holds for all t ∈ I. Thus by Lemmas 3 and 4, we see that q(t) > p − γ and q(t) < γ for all t ∈ [t 1 + τ, t 2 ] where γ = δ 1 − δ 2 − δ 3 . Thusx is δ 1 -close to satisfying ψ 1 (I). By symmetry, if I is an interval that satisfies φ 0 (I), thenx is δ 1 -close to satisfying ψ 1 (I). Therefore N |= δ δ 1 Φ DL (τ ).
A simulation of the D latch operating on an input is visualized in Figure 6 . Again, random noise is added to demonstrate the robustness of the construction.
Discussion
We have shown that any combinatorial circuit can be implemented by a robust input/output chemical reaction network. By "robust" we mean that it tolerates bounded perturbations in the input signals, initial concentrations, reaction rate constants, and output measurements. A key feature of our construction is that it preserves robustness under composition. Thus, adding gates to a combinatorial circuit does not affect its robustness, however, it does increase the propagation delay if the new gates increase the depth of the circuit. Preservation of robustness in this way allows designers to construct more complex circuits without needing to prove additional robustness theorems.
We have also shown that two sequential memory circuits can be implemented with robust I/O CRNs. First, we showed that an SR latch can be constructed by composing two NAND gates together. The proof of correctness relies solely on the proven requirements of the NAND gate subcomponents without any additional bounding arguments. We also constructed a robust D latch which uses half the number of species and one-third the number of reactions of the SR latch construction. This was a surprising reduction in complexity since traditional D latch designs use two SR latches (four NAND gates).
One drawback to our circuit design is that it does not inherently support hysteresis, and therefore circuits instantaneously react to changes in their input. As a result, our construction fails on many common sequential circuits. For example, a ring oscillator circuit constructed by connecting the output of a NAND gate to its own inputs ought to rapidly oscillate between 0 and 1. However, it is easy to show that our implementation of such a circuit converges to an equilibrium state rather than rapidly oscillate.
Although some sequential circuits obviously fail, others can be constructed without issue. For example, a negative edge-triggered D flip flop can be constructed using two D latches connected in a master-slave configuration. In Figure 7 , we show a MATLAB Simbiology simulation of an I/O CRN design of this circuit composed of two D latches from Construction 11. The simulations suggest that it works appropriately, and we suspect that techniques similar to those in Section 5 can be used to show it is robust. However, such proofs depend on properly stating the requirements of an edge-triggered flip flop, which is a natural next step to our research. 
